Introduction of semiconductors in a simplified manner from the wafer level.
The fundamentals of circuit analysis from scratch, including Ohm's law, and Kirchhoff's laws till intuitively analyze single-stage, differential amplifiers, and many more industrial complex circuits.
The analysis and design of common amplifier configurations, including single-stage and multistage amplifiers, differential amplifiers, operational amplifiers, and feedback circuits with stability.
The design and analysis of passive and active filters, including high-pass, low-pass, band-pass, and band-reject filters.
The design and analysis of various types of oscillators, including ring oscillators, and high-speed industrial oscillators.
The Intuition and analysis of power electronic circuits, including voltage doublers, charge pumps, and dc-dc converters.
The effects of noise and distortion on analog circuits and techniques for minimizing them.
The principles of operation and design of analog-to-digital and digital-to-analog converters.
Advanced topics in analog circuit design, such as voltage regulators,phase-locked loops, and communication circuits.
This covers the basics of Analog Layout, including its importance, goals, and design principles.
This involves learning how to use various Analog Layout design tools such as Virtuoso, Assura, and Calibre.
This covers the basics of Analog Circuit Design and how it impacts the Analog Layout process.
This covers the process of creating a top-level layout and floor planning for analog circuits, including the placement of various components.
This involves learning how to route and shield signals in the layout to reduce noise and interference.
This covers the principles of Design for Manufacturing, including how to optimize the layout for manufacturing and yield.
This involves learning how to perform DRC and LVS checks to ensure that the layout meets the design specifications.
This covers the process of verifying the layout for performance and manufacturability, including parasitic extraction, simulation, and post-layout optimization.
This may include additional topics such as signal integrity, noise analysis, and layout-dependent effects.
Enroll Now
This covers the basics of DFT, including its importance, goals, and design principles.
This involves learning the scan chain insertion process, including the creation of scan chains, shift registers, and other related components.
This covers the use of boundary scan cells, which are used to facilitate testing of a chip's I/O interfaces.
This involves learning how to design and implement BIST structures within a chip to enable self-testing functionality.
This covers techniques for testing analog and mixed-signal circuits, including built-in self-test structures, test modes, and testing methodologies.
This involves learning techniques for testing on-chip memory structures, such as memory BIST and March tests.
This covers the use of Automatic Test Pattern Generation (ATPG) tools, which are used to create test patterns that can be applied to the design to detect faults.
This involves learning how to debug issues that arise during the post-silicon testing phase, including diagnosis of failures and identifying the root cause of the issue.
This may include additional topics such as Design for Debug, Fault Modeling, and Fault Simulation.
Enroll Now
This covers the basics of physical design, including chip architecture, design flow, and technology node.
This involves learning how to create a floor plan for a chip, including placing the various components of the design and optimizing the layout for power and performance.
This covers the creation of a clock distribution network within the chip to ensure timing synchronization.
This involves learning how to route the interconnects between different components of the chip and optimize the routing for performance.
This covers the process of ensuring that the timing constraints for the design are met, including setup and hold times.
This involves learning how to optimize the design for manufacturing, including identifying and addressing potential yield issues.
This covers the various checks and verifications required to ensure that the design meets the desired specifications, including DRC, LVS, and ERC checks.
This involves learning techniques for optimizing the chip design for low power consumption.
This may include additional topics such as signal integrity, noise analysis, and layout-dependent effects.
Enroll Now
A good foundation in digital logic design is essential for ASIC verification. Topics such as Boolean algebra, combinational and sequential circuits, and synchronous and asynchronous circuits should be covered.
HDLs are used to describe the behavior of digital circuits. You should learn one or more HDLs such as Verilog or VHDL and be able to write and understand code at an intermediate level.
Understanding computer architecture and microprocessor design is crucial for ASIC verification. Topics such as pipelining, cache coherence, and bus protocols should be covered.
There are several verification methodologies that are commonly used in ASIC verification. Some of the popular methodologies are OVM, UVM, and System Verilog Assertions. You should learn these methodologies and be able to apply them to real-world designs.
You should learn how to use simulation tools such as ModelSim, VCS, or NCSim to simulate and debug your designs.
Debugging is an essential part of ASIC verification. You should learn various debugging techniques such as waveform debugging, code coverage analysis, and assertion-based debugging.
Formal verification is a technique used to mathematically prove the correctness of a design. You should learn how to use formal verification tools such as Cadence Jasper Gold or Synopsys VC Formal.
Emulation and prototyping are techniques used to verify the functionality of a design in a real-world environment. You should learn how to use emulation and prototyping tools such as Cadence Palladium or Synopsys HAPS.
Low power design is becoming increasingly important in ASIC design. You should learn low power design techniques and how to verify low power designs.
Advanced topics such as System-on-Chip (SoC) verification, hardware-software co-verification, and formal equivalence checking should also be covered.
Enroll Now